Abstract-X-ray tomography provides 3-D information of an integrated circuit (IC) and has been utilized for counterfeit detection. Although it is a nondestructive process, electrical functionalities of IC under long time radiation has yet to be fully investigated. This paper analyzes the impact of X-ray tomography on the reliability of ICs with different fabrication technologies. We perform a 3-D imaging on Intel flash memories, Macronix flash memories, Xilinx Spartan 3, and Spartan 6 FPGAs and test the electrical functionalities after each round of tomography. We examine the impact of tomography on erase time, read margin, and program operation in flash memories. The change of ring oscillators frequency mapped in FPGAs is also investigated. A major finding is that tomography increases the erase time of flash memory of older technology nodes, eventually resulting in failure. In contrast, the flash and Xilinx FPGAs of newer technologies seem much less sensitive to tomography, as only minor degradations are observed. Degradation of IC performance is explained by considering total ionization dose effect due to tomography. Counterfeit detection requires approximately 2 h of tomography and no IC failed permanently during this time period.
for IC authentication. However, detection of counterfeit parts is challenging due to different counterfeit types and evolving nature of the counterfeiters [1] . Physical inspection is the most common detection method employed by the test labs which includes incoming inspection, exterior test, interior test, and material analysis.
Recently, X-ray tomography has distinguished itself as a promising technique to detect counterfeit ICs due to its ability to unveil the obscured features and details of parts in a nondestructive fashion [3] [4] [5] . Although information can be extracted from two-dimensional (2D) X-ray images such as bond wire configuration, die orientation, or lead frame, they lack critical information compared to 3D images such as the presence of cracks in the die, die face delamination, reworked bond wires, and bond wires configuration in a chip. 3D images, reconstructed from a series of 2D X-ray projections reveal more information on both interior and exterior of samples. This technique opens up new possibilities for physical inspection procedures [4] , [6] .
Unlike 2D real-time X-ray imaging, a device undergoing tomography is exposed to irradiation for a long time as images from different angles are required. In addition, images from different angles require rotation of sample IC and the rotation may result in an increase of the effective thickness of the sample. Thus, higher X-ray power and/or longer scanning is needed in order to obtain high-resolution images that are free from artifacts. Even though X-ray tomography is deemed to be non-destructive, it has been reported to affect several IC parameters [7] , [8] . While there have been some efforts to show the effect of X-ray on integrated circuits [9] [10] [11] [12] , none have explicitly investigated the effect of tomography.
In preliminary work [2] IC reliability of X-ray tomography has been investigated but it does not include details on ring oscillator circuits that was used to test the electrical parameter shift in FPGAs, radiation-induced damage in newer CMOS technology, numerical analysis of X-ray absorption and correlation of radiation-induced damage with technology node. It also does not describe spatial ring oscillator frequency deviation in FPGAs, and any treatments to mitigate radiation-induced damage. This paper analyzes the impact of tomography including the answer of above mentioned lacking in preliminary work [2] . The major contributions are as follows:
• We discuss the possible vulnerabilities in ICs after undergoing X-ray tomography. The effect of X-ray tomography studied in this work is total Ionizing Dose (TID) in unbiased samples as long time tomography leads to progressive charge build up.
• We provide the details of ring oscillator circuits placed into FPGAs that helps to explain the radiation-induced degradation.
• A numerical analysis of X-ray impact has been provided to compare the effects at different technology nodes.
• Test setups and procedures are designed to capture the parameter shifts and failures caused by tomography.
• We examine flash memories of 400nm and 150nm technology node and FPGAs with comparable newer technology node of 90nm and 45nm under long time tomography.
• We discuss thermal treatments to mitigate radiationinduced damage. The rest of the paper is organized as follows. In Section II, we provide backgrounds on flash memory and FPGAs and elaborate on the radiation-induced failure mechanism in MOS transistors, flash memory and FPGAs. Numerical analysis on X-ray absorption and impact calculation is provided in Section III. The experimental setup and test procedures, electrical test results and its analysis are described in Section IV. We conclude the paper in Section V.
II. BACKGROUND
In this section, we provide the total ionization dose effect on MOS transistor, flash memory, and FPGAs. We also discuss floating gate transistor, and charge pump used in flash memory that will help us to understand the change in electrical property. For FPGAs, we shall focus our discussion on ring oscillator (RO) circuits which will be used later to capture the degradation in our experiments.
A. Impact of Radiation on NMOS/PMOS
Radiation damage in NMOS/PMOS transistors based on TID effect has been described in several earlier works [7] , [9] , [11] [12] [13] [14] . X-ray interacts with the atoms of the matter through photoelectric effect and scattering effect. Electron-hole pairs are generated from these interactions and ionization process results in oxide trapped charge and interface trapped charge. Details of trapped charge generation are given in [2] .
Oxide trapped charge can have a significant impact on electrical parameters of ICs such as a shift in threshold voltage, and change in switching speed of the devices. The oxide trapped charges lead to a reduction in threshold voltage and an increase in off-state and drive current in NMOS. In PMOS, the threshold voltage becomes more negative and the off-state and drive current are reduced. Interface trap charge affects the subthreshold swing of a CMOS device. This causes an increase in threshold voltage in NMOS and a decrease in threshold voltage in PMOS. It also increases the flicker or 1/f noise in CMOS devices. Both oxide trapped charge and interface trapped charge contribute to change in threshold voltage. For a transistor, the total threshold voltage shift is the sum of the threshold voltage shifts due to oxide trapped and interface trapped charge [13] . Some other gate oxide dose effects include stuck bit problem, radiation-induced leakage current, and mobility degradation [14] . Stuck bit problems arise when a trapped charge deposited by a single ion is enough to cause a small shift in threshold voltage and causes a small increase in subthreshold leakage current [15] . Radiation-induced leakage current is the substrate to gate leakage current as a result of radiation-induced defects. This effect causes a higher leakage current as oxide becomes thinner [14] . FPGAs used in this experiment are newer technology and contain thin oxide. Thus, they might be susceptible to radiation-induced leakage current. Defects close to oxide interface may act as scattering center and degrade the carrier mobility.
Another total ionization dose effect, radiation-induced field oxide leakage current is described in [14] and [16] . Defects formed in field isolation oxide increases the leakage current. In modern CMOS technology, the oxide is much thinner than field isolation oxide. Thus, radiation-induced field oxide contains higher defects than gate oxide and degradation due to field oxide is dominant in modern devices.
B. Flash Memory
A floating gate transistor is the basic storage element in flash memory and is used to store one or more bits of data (see Fig. 1 ). It resembles a standard MOSFET but has an additional gate called floating gate interposed between the control (top) gate and the substrate. The oxide between the control gate and the floating gate is called interpoly oxide. Tunnel oxide separates floating gate and substrate. Since floating gate is surrounded by oxide entirely, the charge stored in the floating gate remains therein confined. The amount of stored charge results in a change in threshold voltage from its initial value as defined by
where V TO is the threshold voltage without any charge in the floating gate, Q FG is the stored charge inside the floating gate, and C pp is the interpoly capacitance between the control gate and floating gate. Logic values are realized by the threshold voltage of the transistor. The flash memory contents are reset by erasing charges. In this work, NOR flash has been used, where programming and erasing are performed by controlling voltages in the source, drain, and control gate terminals. It results in channel hot electron (CHE) phenomenon for programming operation and Fowler-Nordheim (FN) tunneling phenomenon for erasing operation [17] . Flash memories often utilize a charge pump (multi-stage circuit) to convert the supply voltage (V DD ) to a higher voltage that is required for an erase operation [18] , [19] . Charge pump circuits share a basic design as illustrated in Fig. 2 . The common characteristics of an m-stage charge pump can be described by following equation [18] :
Here, the effective threshold voltage of each MOS is denoted by V TE . α is close to 1 in practical cases. The generated output voltage is strongly dependent on MOS threshold voltage.
C. TID Impact on Flash Memory
Flash memories have been the subject of a few studies regarding TID effect [9] , [12] , [18] , [20] , [21] . TID effect in floating gate transistors, as well as the complex control circuitry such as charge pumps, can degrade the performance of flash memory. Induced trapped charges are generated in the interpoly oxide and tunnel oxide as described in [2] . Note that due to the thick tunnel oxide region between floating gate and the channel, flash memory in older technologies should intuitively be more susceptible to the oxide trapped charges. In newer technologies (<90nm technology node), tunnel oxide thickness is about 8 − 9nm (6 − 7nm) for NOR (NAND) Flash and does not scale down due to reliability constraints. This leads to a similar expected TID impact on floating gate. Floating gate transistor can lose charge after irradiation. Thus, the floating gate programmed to the high threshold voltage moves toward a lower value after irradiation and conversely, devices programmed in lower threshold state experience an increase in threshold voltage [12] . The shift in threshold voltage may corrupt the stored data and/or reduce the retention of the data. Charge pump transistors may suffer from threshold voltage shift and might reduce the output voltage of the charge pump [18] as defined in Equation 2. This can create unexpected behavior (e.g., erasing failure) in flash memory operations. Like floating gate cell, charge pump transistors cannot be scaled down as aggressively as classic CMOS technology since transistors need to generate a high voltage.
D. Ring Oscillator Configuration in FPGAs
In the FPGAs under evaluation, ring oscillators (ROs) will be created to evaluate the performance of FPGAs. A ring oscillator is a circuit that consists of an odd number of delay stages connected in series to form a closed loop chain. In this work, ROs are placed on FPGAs using look-up tables (LUTs). Studying the effect of tomography on these basic Since the circuit level design of LUTs is not revealed by the vendor, researchers have studied different architectures of selector circuit with SRAM memory cell to support their observations in few prior works [22] and [23] . Selector circuit with NMOS pass transistor, transmission gate, and logic gate are considered in [22] and [23] . SRAM memory cell is implemented as two cross-coupled inverters accessed by two pass transistors (Fig. 4) . The performance of a SRAM cell can be described by its read, write, and hold static noise margin (SNM). When an external DC noise is larger than the SNM, the state of the SRAM cell can flip and data is lost. For instance, logic '0' read operation fails if the voltage at node Q is greater than the threshold voltage of transistor N2 during read cycle. Similarly, for writing logic '1' to memory cell, voltage at node Q b must not overpower the threshold voltage of transistor N1. SNM decreases with decreasing threshold voltage of NMOS transistors for a given technology and sizing of transistors. In addition, an increase in the threshold voltage of PMOS transistors of memory cell decreases the SNM [24] . Read access times depend on how fast node Q (or Q b ) discharges through N1 (or N2) transistor. Similarly, write access time relies on the performances of N3 and N4 NMOS transistors. TID effect on SRAM static noise margin (SNM) in unbiased condition.
E. TID Impacts on ROs in FPGAs
Delay of MOS-based circuits varies with the threshold voltage of the transistor. It rises with the increase of threshold voltage and drops when threshold voltage decreases. TID effects result in an increase of threshold voltage in PMOS transistor and a decrease in NMOS transistor. Thus, radiationinduced transistors of SRAM selector circuit (Fig. 3 ) are expected to be faster if it is NMOS dominant or to be slower if it is PMOS dominant.
TID effect on SRAM performance has been described in few earlier works [11] , [25] . TID induced-trapped charges manifest a higher standby current in SRAM cells by building defects in isolation oxides [11] , [26] . This causes an increase in static power consumption. TID effect also introduces asymmetry in leakage current between inverters [11] . Perturbed current balances may or may not affect functionality, depending on the circuit margins. But a high dose of radiation can cause large drift in standby current and margins can be destroyed, resulting in a performance failure of SRAM cells. Figure 5 illustrates the expected TID impact on SRAM cell at unbiased condition. It shows that read SNM decreases with increasing TID effect (i.e., tomography time). The leakage currents can also change the SRAM hold and write access time by agitating the intricate current balances of two inverters. Figures 5 (a) and (c) depicts the effect of tomography at unbiased condition. Since hold and write SNM are larger than read SNM, they are expected to be less affected compared to read SNM. TID effect may interfere with precharging and sense amplifier circuit and degrade the read stability.
III. X-RAY ABSORPTION AND IMPACT CALCULATION
As discussed in Section II-A, the radiation-damage based on TID effect includes several consecutive steps: the absorption of photons, the generation of electron-hole pairs, the remaining of positive charges and the trapping of positive charges on the defect sites or on the dangling bonds. The density of buildup trapped charges (N tr ) can be described by [7] :
where D ox is the X-ray dose absorbed in the oxide, C g is the coefficient of electron-hole pair generation (defined by the number of electron-hole pairs divided by X-ray dose), C h is the fraction of remained positive charges (defined by the number of remaining positive charges divided by the number of electron-hole pairs), C tr is the fraction of trapped charges (defined by the number of trapped charges divided by the number of remained positive charges), and t ox is the thickness of the gate oxide.
To estimate the X-ray absorption dose (D ox ) in materials, we need to know the intensity of incident X-ray (I 0 ) and the reflected/refracted X-ray (I rfl /I rfr ) on the sample surface. Based on the X-ray emission power, emission angle and the distance between X-ray source and the tested sample, I 0 can be directly obtained. Since the decrement (δ) of X-ray for most materials is very small (less than 10 −6 by several orders of magnitudes) [27] , the index of refraction (n = 1 − δ) is very close to unity and thus the reflection of X-ray from the sample surface can be neglected, regardless the incident angle (i.e., I rfl = 0, I rfr = I 0 ). The X-ray intensity (I) in materials is given by [28] :
where I t is the X-ray intensity in materials at depth of t from the surface, μ ρ is X-ray mass attenuation coefficient, and ρ is mass density. As shown in Fig. 6 , D ox can be obtained by:
where t abv is the thickness of the materials above the oxide in chip. Considering that the sample is being rotated during the imaging, the thicknesses here should be the average values of the integrated thicknesses with incident angle from 0 to 360 o . The value of μ and ρ for all elements can be found in [28] .
The threshold voltage shift ( V th ) resulted from the trapped charges is given by:
where ox is the dielectric constant of the oxide and q is the charge of one electron. Combining Equations (3) and (5), it is found that when t ox is small (< 1μm), V th is proportional to the square of the oxide thickness. In [7] , V th from 2V to 8V were reported from devices with t ox from 300nm to 1000nm. Based on this reported number and according to the square relationship, V th is expected to be insignificant as t ox shrinks down to few nanometers. Although different device structures and different node technologies have effect on C g , C h and C tr , the absorption dose is always inversely proportional to t ox , and with given fixed charges, the delta V th is also always inversely proportional to t ox . Therefore, the trend concluded here should be valid in most situations.
IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
A. Experimental Setup 1) X-Ray Tomography Parameters: There are many parameters such as exposure time, source power, etc. that must be tuned carefully during a general X-ray tomography in order to achieve successful imaging process. Optimized values of such parameters have been investigated previously by the authors for different purposes including reverse engineering of Printed Circuit Boards (PCBs) [29] and Thermal Barrier Coatings (TBC) [30] , [31] . For counterfeit IC detection, the imaging must be good enough to capture the defects with high confidence without damaging the chip. Thus, the trade-off between imaging (counterfeit detection) and component failure must be carefully managed.
In this experiment, a design of experiments (DOE) table is prepared to systemically investigate the changes in electrical parameters under X-ray tomography as shown in Table I . The X-ray exposure tests are performed using the Zeiss Versa 510 machine which is equipped with Resolution at a Distance (RaaD) system. The source to sample distance and filter are selected based on the limited publications available in the literature. Based on the source voltage, power, filter, source distance from sample, and 1mm aluminium shielding, dose rate can be roughly calculated. Dose rates (rad/hour) for each set of source voltage and power are shown in the last row of Table I . The quality of the image is a strong function of exposure time, source voltage, and power. Longer exposure time ensures a higher signal-to-noise ratio for images. An increase in source power will result in higher transmission rate, better resolution, and faster tomography. Depending on the size of the chips and the required image resolution, one can extract the 3D information from 1-2 hours of tomography.
2) Test Procedure for Flash Memory: NOR type parallel flash memories from Intel (28F400B5) and Macronix (MX29F400C) with different process technology of 400nm and 150nm are tested in this work respectively. Since Intel flash memory is obsolete, there are many counterfeits in the market. Therefore, Intel flash memories are good candidate for our experiment. On the contrary, Macronix flash memory is parallel NOR type flash memory like Intel Flash but it has relatively newer process technology. That allows us to compare the impact of X-Ray tomography on flash memories with different process technologies. We have done X-ray tomography on flash memories using 60kV, 80kV, 100kV and 120kV source voltages. The tomography was applied in the following time increments for each flash memory: 15 minutes, 30 minutes, 1 hour, 2 hours and it continued for an additional 2 hours of tomography until the devices failed to complete any of the basic operations (read, program, or erase). Tomography on flash memories was performed at unbiased condition following the imaging method in counterfeit detection.
For testing the flash memories after each tomography cycle, a setup was created deploying a Digilent Atlys Board, which includes a Xilinx Spartan 6 FPGA that can handle read, program, and erase operations. A UART module is used to send the data to a PC for analysis. The read margin of the flash memories is measured using a clock sweeping method described in [32] .
The test procedure for flash memories is shown in Fig. 7 . The procedure was repeated for each tomography time period as mentioned in Table I and it can be described as follows:
i. Program the flash memory (i.e., change the data stored in each cell to '0') and perform the tomography for specified time. ii. Execute a read operation on whole chip after tomography. If there are any bit flips from '0' to '1', record the number and store the associated locations. iii. Apply an erase operation on the whole chip (i.e., change the data stored in each cell to '1') and then a read operation to detect any '1' to '0' transition failures. iv. Program the entire memory again and repeat steps (ii) and (iii) to determine whether any failures are permanent or temporary. This process is repeated for 10 times. v. Measure the erase time to obtain any deviation from the initial value. vi. Employ clock sweeping on read operation and record read margin information. The Intel flash memory has a pin for erase/program voltage. Either 5V or 12V can be applied to the pin. If 5V is applied, an internal charge pump boosts the voltage to the appropriate erase/program voltage. If the pin is driven with 12V, this voltage is given to the flash cells with an internal voltage control unit. In some steps of the test, we used 12V to see if the failure is due to charge pump or not. In contrast, Macronix is a single voltage flash. It needs 5V to read, program and erase operation and always uses an internal charge pump to boost the supply voltage to a higher voltage.
3) Test Procedure for FPGAs:
We have investigated the effect of X-ray on two different types of FPGA families: Xilinx Spartan 3 (Digilent Spartan-3 Starter Board) and Spartan 6 (Digilent Atlys Board). The technologies of these two FPGAs are 90nm and 45nm respectively. The boards contain different components other than FPGAs, so a custom holder was designed to hold both board types, one at a time during tomography. In addition, by using a lead sheet, we shielded the cage to protect other parts of the boards from irradiation effects. Hence, only the FPGA chip on the board was exposed to Xray and we could fairly evaluate the effect of X-ray on FPGAs.
In FPGA experiments, we started our tests with low energy power, but according to the small changes seen in the electronic test results, we decided to conduct tests using just high energy power (120kV) for all the reporting tests.
FPGAs can implement billions of possible logic functions using programmable blocks. This makes FPGA a difficult device to test since it is not possible to test all the functional blocks in an FPGA [35] . In addition, in counterfeit IC detection, X-ray is used when the IC is unbiased. Long time tomography results in progressive charge build up and the effect of X-ray is considered as TID, which mainly affects the threshold voltage of CMOS transistors and their switching speeds. Therefore, in our tests, we focused on observing the change in speed of FPGA. Ring oscillators (ROs) were placed into the FPGA to get the delay information of the Configurable Logic Blocks (CLBs). CLBs might have a different number of logic primitives and LUTs depending on the device family. In Spartan 3, each CLB contains 8 LUTs, so we placed 7-stage RO to each CLB and covered every CLB. In Spartan 6, because the CLBs have 16 LUTs, 15-stage ROs were created which covered almost all the CLBs in the FPGA. We created hardmacros for RO designs to make sure that internal routing of each RO in every part of the FPGA was exactly same.
The FPGA tests procedure is illustrated in Fig. 8 and can be described in the following steps:
1) All the RO frequencies were measured before X-ray tomography. Fig. 9 . Change in the erase time due to X-ray tomography for Intel flash memories.
2) Tomography was performed for the predefined period of time.
3) The frequency of each RO in the FPGA was measured after the tomography and stored in a PC. 4) Deviations from the initial measurement for each RO were calculated according to the following equation:
where, f i,t0 is the initial frequency of ith RO in the FPGA, and f i,tn is the frequency of the ith RO after the nth tomography cycle. Finally, f i,n is the percentage deviation from the initial frequency for the ith RO at time tn. Positive and negative f i,n denote RO speed-up and slow-down respectively. The above steps were repeated for additional rounds of tomography on both FPGAs. The frequency of each ring oscillator was measured 10 times in every step. Each frequency value is the average of these 10 measurements. There were 1728 and 1476 ROs in Spartan 3 and Spartan 6 FPGAs respectively. The frequency of each FPGA is calculated by averaging the frequency of all the ring oscillators placed in that FPGA.
B. Results and Discussions

1) Flash Memory Results:
Using the devices and the setup described in experimental setup and test procedure section, the tomography and test cycles were executed. In this section, we summarize our results from each tomography cycle. After finishing all the tomography cycles for both Intel and Macronix, the following operations and parameters were unaffected. First, we did not observe any bit flips in any tomography cycle in any sample. This can be explained by the fact that for flash memory cell, the difference between erased state and programmed state threshold values is large enough to prevent being flipped by Xray high energy photons. Second, there was no change in the read margin of any sample after applying the clock sweeping on read operation. This suggests that the read operation was not affected from tomography in these specific flash memories.
We found that several parameters degraded for the Intel flash (older technology). First, the chip erase time increased exponentially with the exposure time of tomography. Figure 9 shows the change in erase time for Intel flash memory. In the figures, the x-axis represents amount of dose calculated over the exposure time and y-axis corresponds to percentage change in erase time. Sample 1 exposed by 60kV did not fail to perform any of the operations after 7 hours and 45 minutes of tomography in total. However, percentage change in erase time is more than 1000%. Other samples failed in different cycles. For example, samples 2 and 3 which are exposed by 80kV and 100kV source failed to erase and write after the third 2 hours of tomography. As one would expect, higher source energy had larger effect on the devices. Hence, 120kV caused the sample 4 to fail earlier than others. Sample 4 failed to erase one of the main blocks in the first 2 hours tomography cycle, but this failure was temporary. After erasing with external 12V, it recovered and then operated normally. However, after another 2 hours of tomography, it failed to erase and write whether 5V or 12V was applied to it. Flash memories exposed with higher X-ray source voltage and power failed early. From Fig. 9 , after 2 hours of tomography, the percentage change in erase time is at least 100%. In all cases, after 2 hours of exposure erase time increases rapidly and eventually, the devices fail.
Erase time of a newer technology (150nm) Macronix flash after each round of X-ray tomography is shown in Fig. 10 . Here, the erase time varied very little over X-ray dose deposited in 7 hours and 45 minutes of tomography. Although, after 2 hours erase time drops a little but negligible compared to Intel flash memories. Even 120kV source power did not make a significant impact on erase time.
2) Discussion of Flash Memory Results: As the results clearly show, there can be large change in the erase time. This can be explained as follows. The erase operation in NOR flash is described by Fowler-Nordheim injection shown in following equation [33] .
E TUN is the electrical field through the thin oxide. S TUN is the injecting area under the floating gate, A and B are the Fowler-Nordheim parameters. From above relation, it is obvious that the most important parameter affecting the total charge injection or erase time of a floating gate transistor is the electric field in the tunnel oxide. The electric field is directly proportional to the erase speed so when the electric field goes up, the erase speed goes up as well. The electric field itself is also directly proportional to the source power. Based on these we have two explanations for the degradation.
First, the failures may be a result of degradation in the charge pump unit of the flash memory. Charge pump degradation due to X-ray tomography can be understood from output voltage (see Equation 2 ). Since ionizing dose effect shifts the threshold voltage (V T ), the output voltage of the charge pump is affected. Radiation-induced leakage current, and field oxide leakage current may contribute to an increased leakage current. This increase in stage-to-stage leakage might also reduce the charge pump output voltage. The reduced output voltage is responsible for slowing down the erasing and may lead to a fail in erasing operation. Our explanation is partially supported by the above results. When the device failed to complete the erase operation with charge pump (5V), it was later erased successfully with 12V. Erase time of Intel flash without charge pump, i.e., with 12V has also been measured in each tomography cycle and it showed the same increase trend with a longer erasing time (see Fig. 11 ). This observation concluded that charge pump degradation is not the only unit responsible for the change in erase speed.
Second, radiation-induced defects may be created in the tunnel oxide as described Section II-C. Oxide trapped charges and interface trapped charges can affect the electric field across the tunnel oxide, and therefore cause the increase in erase time. In addition, both interface and oxide traps increase monotonically with radiation dose. Therefore, with the increase of time, the number of defects increases. This leads to higher erase time and eventually failure. In addition, higher energy radiation enhances the ionization process and makes the failure process faster.
The above-mentioned effects are a strong function of the thickness of the oxide. The number of defects in the oxide is reduced with the thickness of the oxide. Charge pump degradation is expected to be lower with a thinner oxide as well. As mentioned earlier, charge pump transistors cannot follow classic CMOS technology scaling. From Macronix flash memory (150nm technology node) result (Fig. 10) , it can be stated that radiation effect has little impact, if any, on erase time. Thus, despite having charge pump scaling issues, it can be anticipated that newer technology (≤ 150nm) is resistant to X-ray tomography.
3) FPGA Results: The results of tomography cycles for Spartan 3 and Spartan 6 FPGAs have been illustrated in Fig. 12 . The amount of X-ray dose is represented in the x-axis and the y-axis corresponds to normalized ring oscillator frequency. Average RO frequency increases with tomography time for both Spartan 3 FPGAs. Both of them showed an identical trend. The variation kept increasing with tomography time. As it is mentioned earlier that each frequency value of FPGAs was calculated by taking averages of all the ring oscillator frequencies, we checked the consistency of the standard deviation of each data points. Standard deviation is within 2288±3 and 1923±4 for sample 1 and 2 respectively. This justifies the consistency of the data. A spatial layout of CLBs in terms of normalized frequency is illustrated in Fig. 13 . Before tomography, frequency in different regions is similar. After 2 hours of tomography (∼ 2k rad doses) frequency increases by 0.10% to 0.20% and it continues to increase. At 19 hours and 45 minutes (∼ 22k rad doses) of tomography frequency of all the CLBs goes up with a deviation of 0.83% to 1.04%.
Unlike Spartan 3, Spartan 6 results are less consistent. For the first sample, there was no change until the first 4 hours (4k rad doses) of tomography. After the 4 hours of tomography, the frequency of the ROs decreased a little but it recovered after that cycle. The second sample experienced an increase in the frequencies of ROs but it did not have the same trend as in Spartan 3 FPGAs. Percentage frequency change in sample 1 at 8k rad doses exhibited a large discrimination. This might come from measurement noise (imprecision of equipment, environmental temperature, etc.) or variations in the text procedure (e.g., more recovery time between exposure and measurements). While standard deviation of other data points of sample 1 is around 720, this particular data point has a standard deviation of 697. Thus, this point is inconsistent with others. Normalized frequency layout of CLBs after 19.75 hours of tomography has been presented in Fig. 14 . We did not observe any noticeable frequency deviation after tomography for almost all the CLBs. However, the frequency of CLBs varies in both negative and positive directions. Figure 14(b) shows that negative frequency deviation dominates in few columns (e.g., 5, 6, 12, and 13) of CLB.
4) Discussion of FPGA Results: It is observed that both Spartan 3 FPGAs experienced an increase in their average RO frequencies. Since we do not have access to the proprietary architectural details of the Spartan 3 FPGA, it is difficult to give a definitive explanation for the results. One possible reason for frequency degradation can be obtained by considering total ionization dose effect. It is already mentioned that oxide trapped charges leads to a reduction in the NMOS transistor threshold voltage and negatively increases the PMOS transistor threshold voltage. The delay of a MOS transistor is inversely proportional to the overdrive voltage. A lower threshold voltage results in a decrease of delay of the circuit and thus increases oscillation frequency. Following increasing trend of average frequency, it seems that Spartan 3 FPGAs might be NMOS dominant. The frequency of every ring oscillator has been measured after each round of tomography. This might indicate that SRAM cell was operated without failure.
Spartan 6 FPGAs use newer technology so the gate oxide is thinner. Thus, it is expected to have less oxide trapped charges due to TID. Instead of oxide trapped charges, interface traps are expected to be more dominant. It is known that these defects lead to an increase of noise in the transistors so that the frequencies of ROs might be noisier. This may be partially responsible for the observed inconsistency.
We should note here again that 2 hours of tomography with 120kV provides a very detailed 3D image for the counterfeit IC detection. Therefore, we are mostly interested in the results up to the cycle with 2 hours of tomography. We can see from Fig. 12 that within this exposure time, the percentage change in RO frequencies is insignificant. Moreover, devices are not biased during tomography that results in least degradation compared to biased devices [34] . Thus, it seems that tomography is safe to use for FPGAs given its negligible impact on DC characteristics.
C. Summary of Major Findings
We summarize the major results of this section as follows:
• High-resolution 3D imaging of ICs require 2 hours of tomography at 120kV source voltage. The Intel flash memory failed the erase operation with charge pump after 3 hours and 45 minutes (3787k rad doses) at 120kV. If the source power decreases, the scan time should be kept longer to maintain the quality. It has been seen that the erase time increases by 200% and 55% of sample 1 and sample 5, respectively after 3 hours and 45 minutes of tomography at 60kV source power. Erase time is within datasheet specifications. However, as degradation is observed, it might not be safe to use X-ray tomography for this specific flash memory.
• The tomography process did not corrupt the read and write operation of either flash memory. It also has little impact on the switching characteristics of the FPGAs.
• New technology devices show negligible degradation to the tomography imaging process. Electrical characteristics of 150nm Macronix flash memory, 90nm and 45nm FPGAs used in this work did not change much, indicating it may be safe to perform tomography on new chips.
• Electrical characteristics of 150nm Macronix flash memory, 90nm and 45nm FPGAs used in this work did not change much within 1k rad dose. Thus, with other source voltage and power 1k rad dose can be set as a safe limit.
D. Mitigation by Thermal Treatment after Tomography
Irradiation-induced damage can be annealed out by thermal treatments. The annealing process depends strongly on temperature and electric field. Claeys et al. [36] described the recovery of irradiation effect in flash memory at 250 • -300 • . Trapped hole annealing of bulk CMOS is presented in [14] . Oldham and McLean [14] showed that oxide trapped charges undergo a long-term annealing process to recover which can last for hours or years. A thermal treatment of 100 • C of one week under positive bias leads to a recovery of oxide trapped charge but a fraction of defects restored. On contrary, interface trapped charges does not recover much even after 1000 hour annealing at 125 • C. For counterfeit IC detection, X-ray tomography is performed on IC package. Typical temperature range for commercial IC is 0 • to 70 • C, industrial IC is −40 • to 85 • C, military grade is −55 • to 125 • C. Thus, thermal treatment process at higher temperature may be destructive and is not feasible in tomography.
V. CONCLUSION
In this work, we presented the impact of X-ray tomography on two different types of ICs with different technology node. Our results suggest that the FPGAs with technology node of 45nm and 90nm are more resilient to TID effect and there is not much change in the monitored parameters up to the first 2 hours of tomography cycle. Flash memory of 150nm technology did not suffer from tomography. However, erase speed of the flash memories with 400nm degraded even with 60kV source energy after 2 hours of tomography. It is clearly unsafe to use X-ray tomography for 400nm technology devices.
